Journal of Northeastern University Natural Science ›› 2018, Vol. 39 ›› Issue (4): 478-482.DOI: 10.12068/j.issn.1005-3026.2018.04.005

• Information & Control • Previous Articles     Next Articles

Modeling Error Sources in Level Crossing Analog-to-Digital Converters

JIN Shuo-wei, LI Jing-jiao, SU Rui-qin, LI Zhen-ni   

  1. School of Information Science & Engineering, Northeastern University, Shenyang 110819, China.
  • Received:2016-11-22 Revised:2016-11-22 Online:2018-04-15 Published:2018-04-10
  • Contact: LI Jing-jiao
  • About author:-
  • Supported by:
    -

Abstract: Level crossing analog-to-digital converter adopts asynchronous sampling method for data conversion. Different timing schemes in asynchronous sampling ADC were studied, and the effect of main error sources on the asynchronous sampling ADC performance was analyzed, especially for the limited resolution of the timer and the limited accuracy of the quantization levels. By optimizing the design, the maximum quantization error of the sampling time was reduced to half of the clock cycle, based on which the system SNR could be effectively improved. The equation of SNR was presented,and when the quantization resolution was large enough, SNR could be about 62dB for the fixed clock frequency. The correctness of the equation was confirmed by simulation.

Key words: level crossing analog-to-digital converter, asynchronous sampling, limited resolution, limited accuracy of quantization, signal-to-noise ratio

CLC Number: