LI Zhen-ni, LI Jing-jiao, FANG Zhi-qiang, WANG Jiao. Adaptive Routing Algorithm of Asynchronous 2D-Torus Network-on-Chip[J]. Journal of Northeastern University:Natural Science, 2015, 36(9): 1217-1221.
[1]宋威,Doug Edwards.异步片上网络研究综述[J].计算机辅助设计与图形学学报,2012,24(6):699-709.(Song Wei,Doug Edwards.Survey of asynchronous networks-on-chip [J].Journal of Computer-Aided Design & Computer Graphics,2012,24(6):699-709.) [2]Naoya O,Tomoyoshi F.High throughput compact delay-insensitive asynchronous NoC router [J].IEEE Transactions on Computers,2014,63(3):637-649. [3]Gebhardt D,You J S,Stevens K.Design of an energy-efficient asynchronous NoC and its optimization tools for heterogeneous SoCs [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2011,30(9):1387-1399. [4]ITRS.International technology roadmap for semiconductor.chapter design [EB/OL].[2013-10-10].http://www.itrs.net/reports.html. [5]Plana L A,Furber S B,Temple S,et al.A GALS infrastructure for a massively parallel multiprocessor [J].IEEE Design & Test of Computers,2007,24(5):454-463. [6]Sheibanyrad A.Asynchronous implementation of a distributed network-on-chip [D].Paris:University of Pierre et Marie Curie,2008. [7]Belgne E,Clermidy F,Vivet P,et al.An asynchronous NoC architecture providing low latency service and its multi-level design framework [C] // Proceedings of the 11th International Symposium on Asynchronous Circuits and Systems.Los A1amitos:IEEE Computer Society Press,2005:54-63. [8]Dobkin R R,Ginosar R,Kolodny A.QNoC asynchronous router [J].Integration,the VLSI Journal,2009,42(2):103-115. [9]Jens S,Steve F.Principles of asynchronous circuit design:a systems perspective [M].London:Kluwer Academic Publishers,2009. [10]Chris J M.Asynchronous circuit design [M].New York:Wiley-Interscience,2004.