[1] Patterson D A,Hennessy J L.Computer architecture:a quantitative approach[M].5th ed.Burlington:Morgan Kaufmann Press,2011:72/131. [2] AlZoubi H,Milenkovic A,Milenkovic M.Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite[C]//The 42nd Annual Southeast Regional Conference.Huntsville,2004:267/272. [3] Wilhelm R,Engblom J,Ermedahl A,et al.The worstcase execution time problemoverview of methods and survey of tools[J].ACM Transaction on Embedded Computing Systems,2008,7(3):1/53. [4] Wilhelm R,Grund D,Reineke J,et al.Memory hierarchies,pipelines and buses for future architectures in time critical embedded systems[J].IEEE Transactions on CAD of Integrated Circuits and Systems,2009,28(7):966/978. [5] Guan N,Lyu M,Wang Y,et al.WCET analysis with MRU cache:challenging LRU for predictability[C]//18th RealTime and Embedded Technology and Applications Symposium.Beijing,2012:55/64. [6] Guan N,Yang X,Lyu M,et al.FIFO cache analysis for WCET estimation:a quantitative approach[C]//Design,Automation,and Test in Europe.Grenoble,2013:296/301. [7] Cullmann C.Cache persistence analysis:a novel approachtheory and practice[C]//Conference on Languages,Compilers and Tools for Embedded Systems.Chicago,2011:121/130. [8] Reineke J,Grund D.Sensitivity of cache replacement policies[J].ACM Transactions on Embedded Computing Systems,2012,9(4):1/39. [9] Austin T,Larson E,Ernst D.SimpleScalar:an infrastructure for computer system modeling[J].Computer,2002,35(2):59/67.